三模冗余MPSOC容错设计与验证

doi:10.3969/j.issn.1674-1579.2012.04.009

›› 2012, Vol. 38 ›› Issue (4): 45-50.doi: 10.3969/j.issn.1674-1579.2012.04.009

The Design and Verification of Triple Modular Redundancy MPSOC FaultTolerant Processor

Online:2012-08-25 Published:2013-03-12

Abstract

CHEN Chen, YANG Meng-Fei, LIU Hong-Jin. The Design and Verification of Triple Modular Redundancy MPSOC FaultTolerant Processor[J]., 2012, 38(4): 45-50.

0
/ / Recommend

Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks

URL: http://journal01.magtech.org.cn/Jwk3_kjkzjs/EN/10.3969/j.issn.1674-1579.2012.04.009

[1]	LIU Xi-Jun, LIU Cheng-Rui, LIU Wen-Jing. Integrated Design of Sensor Fault Diagnosis and Fault Tolerant [J]. , 2017, 43(5): 31-36.
[2]	TANG Ning, LIU Zhi-Yong, GAO Ya-Nan, HE Ying-Zi. Design and Analysis of DFT of Spacecraft Control System Based on Byzantine Fault Tolerant Architecture [J]. , 2017, 43(5): 55-60.
[3]	XIAO Ai-Bin, HU Ming-Ming, REN Xian-Chao, LI Sen, YANG Liang. Reliability Analysis of the Computer with QuadModular Redundancy Byzantine Fault Tolerant [J]. , 2014, 40(3): 41-46.
[4]	CHENG Zhao-Qiang, LIU Shu-Fen. FaultTolerant Design and Implementation of SpaceWire CODEC [J]. , 2012, 38(3): 52-57.
[5]	ZHAO Yunfu, HUA Gengxin . A Method of Fault Tolerant Design for Memory [J]. , 2009, 35(3): 61-64.
[6]	YIN Xiaorui1;YANG Hao1;2;JIANG Bin1. The Linear Quadratic Form Based Progressive Accommodation of Parametric Faults in [J]. , 2008, 34(5): 31-36.

The Design and Verification of Triple Modular Redundancy MPSOC FaultTolerant Processor

PDF (PC)

Like

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 6

Metrics

Comments

Recommended 0