[1]Janick B. Writing testbenches: functional verification of HDL models[M]. New York: Kluwer Academic Publishes ,2003
[2]Andrew P. Functional verification coverage measurement and analysis[M]. New York: Kluwer Academic Publishers,2004
[3]Paul W. Professional verification: a guide to advanced functional verification[M]. New York: Kluwer Academic Publishers,2004
[4]Janick B, Eduard Cerny, Alan H, et al. Verification methodology manual for system Verilog[M]. New York: Springer Science Business Media,2005
[5]Janick B, Writing testbenches using system verilog[M]. New York: Springer Science Business Media,2005
[6]William K L. Hardware design verification: simulation and formal methodbased approaches[M]. Upper Soddle River, New Jersey: PrenticHall, 2005