Abstract: In this paper, the FPGA configuration frame format and configuration frame type and distribution in the whole device is analyzed. Based on the analysis, the detail of bitstream read back fault detection method and reconfiguration fault tolerance method is presented. Finally, a circuit implementation with this paper’s fault tolerance method is illustrated. The research  contributes to the circuit fault tolerance design method of all satellite subsystems that use SRAMbased FPGAs.